Please use this identifier to cite or link to this item:
http://dspace.cityu.edu.hk/handle/2031/8266
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Shum, Tak Lok | en_US |
dc.date.accessioned | 2016-01-07T01:24:13Z | |
dc.date.accessioned | 2017-09-19T09:15:31Z | |
dc.date.accessioned | 2019-02-12T07:34:17Z | - |
dc.date.available | 2016-01-07T01:24:13Z | |
dc.date.available | 2017-09-19T09:15:31Z | |
dc.date.available | 2019-02-12T07:34:17Z | - |
dc.date.issued | 2015 | en_US |
dc.identifier.other | 2015eestl240 | en_US |
dc.identifier.uri | http://144.214.8.231/handle/2031/8266 | - |
dc.description.abstract | Double-pulse test (DPT) is commonly used as a method to test the switching performance of a power semiconductor. In this project, I will design a double pulse test set-up for studying the switching characteristics of Insulated-Gate-Bipolar-Junction-Transistors (IGBT). The design consists of three parts. Firstly, I need to program a MCU for generating the double pulse. Second, I have to design a gate drive circuit for driving the IGBT on and off. Finally, I have to design a main testing circuit with an inductive load for measuring the switching parameters of IGBT such as collector current Ic, collector-emitter voltage Vce and gate-emitter voltage Vge. After the test, I will analyze the switching performance of the IGBT such as the switching delay and the switching loss. Besides, I will compare the DPT performance of using double layer PCB layout with using four layers PCB layout, and conclude the advantage of using multi-layer PCB design for the DPT. Finally, I will suggest some approaches for improving my DPT set-up. | en_US |
dc.rights | This work is protected by copyright. Reproduction or distribution of the work in any format is prohibited without written permission of the copyright owner. | en_US |
dc.rights | Access is restricted to CityU users. | en_US |
dc.title | Development of a Double-Pulse Testing Setup | en_US |
dc.contributor.department | Department of Electronic Engineering | en_US |
dc.description.supervisor | Supervisor: Prof. CHUNG, Henry S H; Assessor: Dr. TANG, Wallace K S | en_US |
Appears in Collections: | Electrical Engineering - Undergraduate Final Year Projects |
Files in This Item:
File | Size | Format | |
---|---|---|---|
fulltext.html | 146 B | HTML | View/Open |
Items in Digital CityU Collections are protected by copyright, with all rights reserved, unless otherwise indicated.