Skip navigation
Run Run Shaw Library City University of Hong KongRun Run Shaw Library

Please use this identifier to cite or link to this item: http://dspace.cityu.edu.hk/handle/2031/7070
Full metadata record
DC FieldValueLanguage
dc.contributor.authorIp, Tsz Yinen_US
dc.date.accessioned2013-08-26T08:03:01Z
dc.date.accessioned2017-09-19T09:14:10Z
dc.date.accessioned2019-02-12T07:32:20Z-
dc.date.available2013-08-26T08:03:01Z
dc.date.available2017-09-19T09:14:10Z
dc.date.available2019-02-12T07:32:20Z-
dc.date.issued2013en_US
dc.identifier.other2013eeity978en_US
dc.identifier.urihttp://144.214.8.231/handle/2031/7070-
dc.description.abstractDue to the increases of the uses of computing device, there is a raise of the attention to computing security. A secure processor is an advance secure issue which provides a trusted platform in a hardware manner. The hardware-based secure process is able to resist from both software and hardware malicious attacks. The encryption stage is a key element of the secure issue and a Random Number Generator stands as a key point in this stage by providing a random encryption key. Therefore, a True Random Number Generator (TRNG) is studied in this project. The design is a ring-oscillator sourced TRNG and it is implemented on a Xilinx Sparatan-6 Field-programmable Gate Array (FGPA) board. The output of the TRNG is captured and feed-back to the computer side via UART for the testing purpose. MicroBlaze, a softcore processor, is used for the capture and feed-back. The output of the design is verified by the two tests suits, the DIEHARD tests suite and the NIST RNG tests suite. The design of the TRNG is modified by adjusting the number of ring oscillator and D Flip-Flop and optimized in terms of operating frequency in order to obtain a high speed and trusted TRNG.en_US
dc.rightsThis work is protected by copyright. Reproduction or distribution of the work in any format is prohibited without written permission of the copyright owner.en_US
dc.rightsAccess is restricted to CityU users.en_US
dc.titleFPGA-based Secure Processoren_US
dc.contributor.departmentDepartment of Electronic Engineeringen_US
dc.description.supervisorSupervisor: Dr. Leung, AnDr.ew C S; Assessor: Dr. Cheung, Ray C Cen_US
Appears in Collections:Electrical Engineering - Undergraduate Final Year Projects 

Files in This Item:
File SizeFormat 
fulltext.html146 BHTMLView/Open
Show simple item record


Items in Digital CityU Collections are protected by copyright, with all rights reserved, unless otherwise indicated.

Send feedback to Library Systems
Privacy Policy | Copyright | Disclaimer