Please use this identifier to cite or link to this item:
http://dspace.cityu.edu.hk/handle/2031/3718
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Tsang, Man Wang | en_US |
dc.date.accessioned | 2006-11-16T08:44:34Z | en_US |
dc.date.accessioned | 2007-05-14T06:53:36Z | |
dc.date.accessioned | 2017-09-19T09:14:00Z | |
dc.date.accessioned | 2019-02-12T07:32:06Z | - |
dc.date.available | 2006-11-16T08:44:34Z | en_US |
dc.date.available | 2007-05-14T06:53:36Z | |
dc.date.available | 2017-09-19T09:14:00Z | |
dc.date.available | 2019-02-12T07:32:06Z | - |
dc.date.issued | 2006 | en_US |
dc.identifier.other | 2006eetmw329 | en_US |
dc.identifier.uri | http://144.214.8.231/handle/2031/3718 | - |
dc.description.abstract | Three-level Neutral-point-clamped inverters are increasingly applied in high power and high voltage application. They allow the use of lower voltage devices and provide reduced output voltage total harmonic distortion. However, the traditional modulation scheme causes a low frequency oscillation of the neutral-point voltage (especially for high modulation index and low power factors loading) that increases the voltage stress on the device and capacitors, and the need for larger dc-link capacitors. In order to keep the neutral-point voltage balance, many researchers have proposed several modified scheme. In this report, a comprehensive analysis and comparison for four schemes (Radial State SVM, Nearest Three Virtual SVPWM, 3D SVM and traditional SVM) were performed with computer simulation. | en_US |
dc.format.extent | 164 bytes | |
dc.format.mimetype | text/html | |
dc.language.iso | null | en_US |
dc.rights | This work is protected by copyright. Reproduction or distribution of the work in any format is prohibited without written permission of the copyright owner. | en_US |
dc.rights | Access is restricted to CityU users. | en_US |
dc.title | Comprehensive analysis of neutral point clamped inverter | en_US |
dc.contributor.department | Department of Electronic Engineering | en_US |
dc.description.supervisor | Supervisor: Prof. Hui, Ron S Y. Assessor: Prof. Chung, Henry S H | en_US |
Appears in Collections: | Electrical Engineering - Undergraduate Final Year Projects |
Files in This Item:
File | Size | Format | |
---|---|---|---|
fulltext.html | 164 B | HTML | View/Open |
Items in Digital CityU Collections are protected by copyright, with all rights reserved, unless otherwise indicated.